873 lines
17 KiB
Plaintext
873 lines
17 KiB
Plaintext
// SPDX-License-Identifier: (GPL-2.0+ OR MIT)
|
|
/*
|
|
* Copyright (c) 2021 Rockchip Electronics Co., Ltd.
|
|
* Copyright (c) 2023 EmbedFire <embedfire@embedfire.com>
|
|
*/
|
|
|
|
/dts-v1/;
|
|
|
|
#include <dt-bindings/usb/pd.h>
|
|
#include <dt-bindings/gpio/gpio.h>
|
|
#include <dt-bindings/pwm/pwm.h>
|
|
#include <dt-bindings/pinctrl/rockchip.h>
|
|
#include <dt-bindings/input/rk-input.h>
|
|
#include <dt-bindings/display/drm_mipi_dsi.h>
|
|
#include <dt-bindings/display/rockchip_vop.h>
|
|
#include <dt-bindings/sensor-dev.h>
|
|
#include "rk3588s.dtsi"
|
|
#include "rk3588-linux.dtsi"
|
|
|
|
/ {
|
|
model = "Embedfire LubanCat-RK3588";
|
|
compatible = "rockchip,rk3588-lubancat", "rockchip,rk3588";
|
|
|
|
vcc12v_dcin: vcc12v-dcin {
|
|
compatible = "regulator-fixed";
|
|
regulator-name = "vcc12v_dcin";
|
|
regulator-always-on;
|
|
regulator-boot-on;
|
|
regulator-min-microvolt = <12000000>;
|
|
regulator-max-microvolt = <12000000>;
|
|
};
|
|
|
|
vcc5v0_sys: vcc5v0-sys {
|
|
compatible = "regulator-fixed";
|
|
regulator-name = "vcc5v0_sys";
|
|
regulator-always-on;
|
|
regulator-boot-on;
|
|
regulator-min-microvolt = <5000000>;
|
|
regulator-max-microvolt = <5000000>;
|
|
vin-supply = <&vcc12v_dcin>;
|
|
};
|
|
|
|
vcc4v0_sys: vcc4v0-sys {
|
|
compatible = "regulator-fixed";
|
|
regulator-name = "vcc4v0_sys";
|
|
regulator-boot-on;
|
|
regulator-always-on;
|
|
regulator-min-microvolt = <4000000>;
|
|
regulator-max-microvolt = <4000000>;
|
|
vin-supply = <&vcc12v_dcin>;
|
|
};
|
|
|
|
combophy_avdd0v85: combophy-avdd0v85 {
|
|
compatible = "regulator-fixed";
|
|
regulator-name = "combophy_avdd0v85";
|
|
regulator-boot-on;
|
|
regulator-min-microvolt = <850000>;
|
|
regulator-max-microvolt = <850000>;
|
|
vin-supply = <&avdd_0v85_s0>;
|
|
};
|
|
|
|
combophy_avdd1v8: combophy-avdd1v8 {
|
|
compatible = "regulator-fixed";
|
|
regulator-name = "combophy_avdd1v8";
|
|
regulator-boot-on;
|
|
regulator-min-microvolt = <1800000>;
|
|
regulator-max-microvolt = <1800000>;
|
|
vin-supply = <&avcc_1v8_s0>;
|
|
};
|
|
|
|
vcc_1v1_nldo_s3: vcc-1v1-nldo-s3 {
|
|
compatible = "regulator-fixed";
|
|
regulator-name = "vcc_1v1_nldo_s3";
|
|
regulator-always-on;
|
|
regulator-boot-on;
|
|
regulator-min-microvolt = <1100000>;
|
|
regulator-max-microvolt = <1100000>;
|
|
vin-supply = <&vcc4v0_sys>;
|
|
};
|
|
|
|
vcc_3v3_s0: vcc-3v3-s0 {
|
|
compatible = "regulator-fixed";
|
|
regulator-name = "vcc_3v3_s0";
|
|
regulator-always-on;
|
|
regulator-boot-on;
|
|
regulator-min-microvolt = <3300000>;
|
|
regulator-max-microvolt = <3300000>;
|
|
vin-supply = <&vcc_3v3_s3>;
|
|
};
|
|
|
|
vcc_3v3_sd_s3: vcc-3v3-sd-s3 {
|
|
compatible = "regulator-fixed";
|
|
regulator-name = "vcc_3v3_sd_s3";
|
|
regulator-always-on;
|
|
regulator-boot-on;
|
|
regulator-min-microvolt = <3300000>;
|
|
regulator-max-microvolt = <3300000>;
|
|
vin-supply = <&vcc_3v3_s3>;
|
|
};
|
|
|
|
vcc5v0_usb: vcc5v0-usb {
|
|
compatible = "regulator-fixed";
|
|
regulator-name = "vcc5v0-usb";
|
|
regulator-boot-on;
|
|
regulator-always-on;
|
|
regulator-min-microvolt = <5000000>;
|
|
regulator-max-microvolt = <5000000>;
|
|
vin-supply = <&vcc5v0_sys>;
|
|
};
|
|
|
|
dp0_sound: dp0-sound {
|
|
status = "okay";
|
|
compatible = "rockchip,hdmi";
|
|
rockchip,card-name = "rockchip-dp0";
|
|
rockchip,mclk-fs = <512>;
|
|
rockchip,cpu = <&spdif_tx2>;
|
|
rockchip,codec = <&dp0 1>;
|
|
rockchip,jack-det;
|
|
};
|
|
|
|
hdmi0_sound: hdmi0-sound {
|
|
status = "okay";
|
|
compatible = "rockchip,hdmi";
|
|
rockchip,mclk-fs = <128>;
|
|
rockchip,card-name = "rockchip-hdmi0";
|
|
rockchip,cpu = <&i2s5_8ch>;
|
|
rockchip,codec = <&hdmi0>;
|
|
rockchip,jack-det;
|
|
};
|
|
|
|
test-power {
|
|
status = "okay";
|
|
};
|
|
};
|
|
|
|
&av1d {
|
|
status = "okay";
|
|
};
|
|
|
|
&av1d_mmu {
|
|
status = "okay";
|
|
};
|
|
|
|
&spdif_tx2 {
|
|
status = "okay";
|
|
};
|
|
|
|
&i2s5_8ch {
|
|
status = "okay";
|
|
};
|
|
|
|
&cpu_l0 {
|
|
cpu-supply = <&vdd_cpu_lit_s0>;
|
|
mem-supply = <&vdd_cpu_lit_mem_s0>;
|
|
};
|
|
|
|
&cpu_b0 {
|
|
cpu-supply = <&vdd_cpu_big0_s0>;
|
|
mem-supply = <&vdd_cpu_big0_mem_s0>;
|
|
};
|
|
|
|
&cpu_b2 {
|
|
cpu-supply = <&vdd_cpu_big1_s0>;
|
|
mem-supply = <&vdd_cpu_big1_mem_s0>;
|
|
};
|
|
|
|
&gpu {
|
|
mali-supply = <&vdd_gpu_s0>;
|
|
mem-supply = <&vdd_gpu_mem_s0>;
|
|
upthreshold = <60>;
|
|
downdifferential = <30>;
|
|
status = "okay";
|
|
};
|
|
|
|
&dfi {
|
|
status = "okay";
|
|
};
|
|
|
|
&dmc {
|
|
status = "okay";
|
|
center-supply = <&vdd_ddr_s0>;
|
|
mem-supply = <&vdd_log_s0>;
|
|
};
|
|
|
|
&rockchip_suspend {
|
|
status = "disabled";
|
|
rockchip,sleep-debug-en = <1>;
|
|
rockchip,sleep-mode-config = <
|
|
(0
|
|
| RKPM_SLP_ARMOFF_DDRPD
|
|
| RKPM_SLP_PMU_PMUALIVE_32K
|
|
| RKPM_SLP_PMU_DIS_OSC
|
|
| RKPM_SLP_32K_EXT
|
|
)
|
|
>;
|
|
rockchip,wakeup-config = <
|
|
(0
|
|
| RKPM_GPIO_WKUP_EN
|
|
| RKPM_CPU0_WKUP_EN
|
|
)
|
|
>;
|
|
};
|
|
|
|
&i2c0 {
|
|
pinctrl-names = "default";
|
|
pinctrl-0 = <&i2c0m2_xfer>;
|
|
status = "okay";
|
|
|
|
vdd_cpu_big0_s0: vdd_cpu_big0_mem_s0: rk8602@42 {
|
|
compatible = "rockchip,rk8602";
|
|
reg = <0x42>;
|
|
vin-supply = <&vcc4v0_sys>;
|
|
regulator-compatible = "rk860x-reg";
|
|
regulator-name = "vdd_cpu_big0_s0";
|
|
regulator-min-microvolt = <550000>;
|
|
regulator-max-microvolt = <1050000>;
|
|
regulator-ramp-delay = <2300>;
|
|
rockchip,suspend-voltage-selector = <1>;
|
|
regulator-boot-on;
|
|
regulator-always-on;
|
|
regulator-state-mem {
|
|
regulator-off-in-suspend;
|
|
};
|
|
};
|
|
|
|
vdd_cpu_big1_s0: vdd_cpu_big1_mem_s0: rk8603@43 {
|
|
compatible = "rockchip,rk8603";
|
|
reg = <0x43>;
|
|
vin-supply = <&vcc4v0_sys>;
|
|
regulator-compatible = "rk860x-reg";
|
|
regulator-name = "vdd_cpu_big1_s0";
|
|
regulator-min-microvolt = <550000>;
|
|
regulator-max-microvolt = <1050000>;
|
|
regulator-ramp-delay = <2300>;
|
|
rockchip,suspend-voltage-selector = <1>;
|
|
regulator-boot-on;
|
|
regulator-always-on;
|
|
regulator-state-mem {
|
|
regulator-off-in-suspend;
|
|
};
|
|
};
|
|
};
|
|
|
|
&spi2 {
|
|
status = "okay";
|
|
assigned-clocks = <&cru CLK_SPI2>;
|
|
assigned-clock-rates = <200000000>;
|
|
pinctrl-names = "default";
|
|
pinctrl-0 = <&spi2m2_cs0 &spi2m2_pins>;
|
|
num-cs = <1>;
|
|
|
|
rk806single@0 {
|
|
compatible = "rockchip,rk806";
|
|
spi-max-frequency = <1000000>;
|
|
reg = <0x0>;
|
|
|
|
interrupt-parent = <&gpio0>;
|
|
interrupts = <RK_PA7 IRQ_TYPE_LEVEL_LOW>;
|
|
|
|
pinctrl-names = "default", "pmic-power-off";
|
|
pinctrl-0 = <&pmic_pins>, <&rk806_dvs1_null>, <&rk806_dvs2_null>, <&rk806_dvs3_null>;
|
|
pinctrl-1 = <&rk806_dvs1_pwrdn>;
|
|
|
|
/* 2800mv-3500mv */
|
|
low_voltage_threshold = <3000>;
|
|
/* 2700mv-3400mv */
|
|
shutdown_voltage_threshold = <2700>;
|
|
/* 140 160 */
|
|
shutdown_temperture_threshold = <160>;
|
|
hotdie_temperture_threshold = <115>;
|
|
|
|
/* 0: restart PMU;
|
|
* 1: reset all the power off reset registers,
|
|
* forcing the state to switch to ACTIVE mode;
|
|
* 2: Reset all the power off reset registers,
|
|
* forcing the state to switch to ACTIVE mode,
|
|
* and simultaneously pull down the RESETB PIN for 5mS before releasing
|
|
*/
|
|
pmic-reset-func = <1>;
|
|
|
|
vcc1-supply = <&vcc4v0_sys>;
|
|
vcc2-supply = <&vcc4v0_sys>;
|
|
vcc3-supply = <&vcc4v0_sys>;
|
|
vcc4-supply = <&vcc4v0_sys>;
|
|
vcc5-supply = <&vcc4v0_sys>;
|
|
vcc6-supply = <&vcc4v0_sys>;
|
|
vcc7-supply = <&vcc4v0_sys>;
|
|
vcc8-supply = <&vcc4v0_sys>;
|
|
vcc9-supply = <&vcc4v0_sys>;
|
|
vcc10-supply = <&vcc4v0_sys>;
|
|
vcc11-supply = <&vcc_2v0_pldo_s3>;
|
|
vcc12-supply = <&vcc4v0_sys>;
|
|
vcc13-supply = <&vcc_1v1_nldo_s3>;
|
|
vcc14-supply = <&vcc_1v1_nldo_s3>;
|
|
vcca-supply = <&vcc4v0_sys>;
|
|
|
|
pwrkey {
|
|
status = "okay";
|
|
};
|
|
|
|
pinctrl_rk806: pinctrl_rk806 {
|
|
gpio-controller;
|
|
#gpio-cells = <2>;
|
|
|
|
rk806_dvs1_null: rk806_dvs1_null {
|
|
pins = "gpio_pwrctrl2";
|
|
function = "pin_fun0";
|
|
};
|
|
|
|
rk806_dvs1_slp: rk806_dvs1_slp {
|
|
pins = "gpio_pwrctrl1";
|
|
function = "pin_fun1";
|
|
};
|
|
|
|
rk806_dvs1_pwrdn: rk806_dvs1_pwrdn {
|
|
pins = "gpio_pwrctrl1";
|
|
function = "pin_fun2";
|
|
};
|
|
|
|
rk806_dvs1_rst: rk806_dvs1_rst {
|
|
pins = "gpio_pwrctrl1";
|
|
function = "pin_fun3";
|
|
};
|
|
|
|
rk806_dvs2_null: rk806_dvs2_null {
|
|
pins = "gpio_pwrctrl2";
|
|
function = "pin_fun0";
|
|
};
|
|
|
|
rk806_dvs2_slp: rk806_dvs2_slp {
|
|
pins = "gpio_pwrctrl2";
|
|
function = "pin_fun1";
|
|
};
|
|
|
|
rk806_dvs2_pwrdn: rk806_dvs2_pwrdn {
|
|
pins = "gpio_pwrctrl2";
|
|
function = "pin_fun2";
|
|
};
|
|
|
|
rk806_dvs2_rst: rk806_dvs2_rst {
|
|
pins = "gpio_pwrctrl2";
|
|
function = "pin_fun3";
|
|
};
|
|
|
|
rk806_dvs2_dvs: rk806_dvs2_dvs {
|
|
pins = "gpio_pwrctrl2";
|
|
function = "pin_fun4";
|
|
};
|
|
|
|
rk806_dvs2_gpio: rk806_dvs2_gpio {
|
|
pins = "gpio_pwrctrl2";
|
|
function = "pin_fun5";
|
|
};
|
|
|
|
rk806_dvs3_null: rk806_dvs3_null {
|
|
pins = "gpio_pwrctrl3";
|
|
function = "pin_fun0";
|
|
};
|
|
|
|
rk806_dvs3_slp: rk806_dvs3_slp {
|
|
pins = "gpio_pwrctrl3";
|
|
function = "pin_fun1";
|
|
};
|
|
|
|
rk806_dvs3_pwrdn: rk806_dvs3_pwrdn {
|
|
pins = "gpio_pwrctrl3";
|
|
function = "pin_fun2";
|
|
};
|
|
|
|
rk806_dvs3_rst: rk806_dvs3_rst {
|
|
pins = "gpio_pwrctrl3";
|
|
function = "pin_fun3";
|
|
};
|
|
|
|
rk806_dvs3_dvs: rk806_dvs3_dvs {
|
|
pins = "gpio_pwrctrl3";
|
|
function = "pin_fun4";
|
|
};
|
|
|
|
rk806_dvs3_gpio: rk806_dvs3_gpio {
|
|
pins = "gpio_pwrctrl3";
|
|
function = "pin_fun5";
|
|
};
|
|
};
|
|
|
|
regulators {
|
|
vdd_gpu_s0: vdd_gpu_mem_s0: DCDC_REG1 {
|
|
regulator-boot-on;
|
|
regulator-min-microvolt = <550000>;
|
|
regulator-max-microvolt = <950000>;
|
|
regulator-ramp-delay = <12500>;
|
|
regulator-name = "vdd_gpu_s0";
|
|
regulator-enable-ramp-delay = <400>;
|
|
regulator-state-mem {
|
|
regulator-off-in-suspend;
|
|
};
|
|
};
|
|
|
|
vdd_cpu_lit_s0: vdd_cpu_lit_mem_s0: DCDC_REG2 {
|
|
regulator-always-on;
|
|
regulator-boot-on;
|
|
regulator-min-microvolt = <550000>;
|
|
regulator-max-microvolt = <950000>;
|
|
regulator-ramp-delay = <12500>;
|
|
regulator-name = "vdd_cpu_lit_s0";
|
|
regulator-state-mem {
|
|
regulator-off-in-suspend;
|
|
};
|
|
};
|
|
|
|
vdd_log_s0: DCDC_REG3 {
|
|
regulator-always-on;
|
|
regulator-boot-on;
|
|
regulator-min-microvolt = <675000>;
|
|
regulator-max-microvolt = <750000>;
|
|
regulator-ramp-delay = <12500>;
|
|
regulator-name = "vdd_log_s0";
|
|
regulator-state-mem {
|
|
regulator-on-in-suspend;
|
|
regulator-suspend-microvolt = <750000>;
|
|
};
|
|
};
|
|
|
|
vdd_vdenc_s0: vdd_vdenc_mem_s0: DCDC_REG4 {
|
|
regulator-always-on;
|
|
regulator-boot-on;
|
|
regulator-min-microvolt = <550000>;
|
|
regulator-max-microvolt = <950000>;
|
|
regulator-init-microvolt = <750000>;
|
|
regulator-ramp-delay = <12500>;
|
|
regulator-name = "vdd_vdenc_s0";
|
|
regulator-state-mem {
|
|
regulator-off-in-suspend;
|
|
};
|
|
};
|
|
|
|
vdd_ddr_s0: DCDC_REG5 {
|
|
regulator-always-on;
|
|
regulator-boot-on;
|
|
regulator-min-microvolt = <675000>;
|
|
regulator-max-microvolt = <900000>;
|
|
regulator-ramp-delay = <12500>;
|
|
regulator-name = "vdd_ddr_s0";
|
|
regulator-state-mem {
|
|
regulator-off-in-suspend;
|
|
regulator-suspend-microvolt = <850000>;
|
|
};
|
|
};
|
|
|
|
vdd2_ddr_s3: DCDC_REG6 {
|
|
regulator-always-on;
|
|
regulator-boot-on;
|
|
regulator-name = "vdd2_ddr_s3";
|
|
regulator-state-mem {
|
|
regulator-on-in-suspend;
|
|
};
|
|
};
|
|
|
|
vcc_2v0_pldo_s3: DCDC_REG7 {
|
|
regulator-always-on;
|
|
regulator-boot-on;
|
|
regulator-min-microvolt = <2000000>;
|
|
regulator-max-microvolt = <2000000>;
|
|
regulator-name = "vdd_2v0_pldo_s3";
|
|
regulator-state-mem {
|
|
regulator-on-in-suspend;
|
|
regulator-suspend-microvolt = <2000000>;
|
|
};
|
|
};
|
|
|
|
vcc_3v3_s3: DCDC_REG8 {
|
|
regulator-always-on;
|
|
regulator-boot-on;
|
|
regulator-min-microvolt = <3300000>;
|
|
regulator-max-microvolt = <3300000>;
|
|
regulator-name = "vcc_3v3_s3";
|
|
regulator-state-mem {
|
|
regulator-on-in-suspend;
|
|
regulator-suspend-microvolt = <3300000>;
|
|
};
|
|
};
|
|
|
|
vddq_ddr_s0: DCDC_REG9 {
|
|
regulator-always-on;
|
|
regulator-boot-on;
|
|
regulator-name = "vddq_ddr_s0";
|
|
regulator-state-mem {
|
|
regulator-off-in-suspend;
|
|
};
|
|
};
|
|
|
|
vcc_1v8_s3: DCDC_REG10 {
|
|
regulator-always-on;
|
|
regulator-boot-on;
|
|
regulator-min-microvolt = <1800000>;
|
|
regulator-max-microvolt = <1800000>;
|
|
regulator-name = "vcc_1v8_s3";
|
|
regulator-state-mem {
|
|
regulator-on-in-suspend;
|
|
regulator-suspend-microvolt = <1800000>;
|
|
};
|
|
};
|
|
|
|
vcc_1v8_s0: PLDO_REG1 {
|
|
regulator-always-on;
|
|
regulator-boot-on;
|
|
regulator-min-microvolt = <1800000>;
|
|
regulator-max-microvolt = <1800000>;
|
|
regulator-name = "vcc_1v8_s0";
|
|
regulator-state-mem {
|
|
regulator-on-in-suspend;
|
|
};
|
|
};
|
|
|
|
avcc_1v8_s0: PLDO_REG2 {
|
|
regulator-always-on;
|
|
regulator-boot-on;
|
|
regulator-min-microvolt = <1800000>;
|
|
regulator-max-microvolt = <1800000>;
|
|
regulator-name = "avcc_1v8_s0";
|
|
regulator-state-mem {
|
|
regulator-off-in-suspend;
|
|
regulator-suspend-microvolt = <1800000>;
|
|
};
|
|
};
|
|
|
|
avdd_1v2_s0: PLDO_REG3 {
|
|
regulator-always-on;
|
|
regulator-boot-on;
|
|
regulator-min-microvolt = <1200000>;
|
|
regulator-max-microvolt = <1200000>;
|
|
regulator-name = "avdd_1v2_s0";
|
|
regulator-state-mem {
|
|
regulator-off-in-suspend;
|
|
};
|
|
};
|
|
|
|
avcc_3v3_s0: PLDO_REG4 {
|
|
regulator-always-on;
|
|
regulator-boot-on;
|
|
regulator-min-microvolt = <3300000>;
|
|
regulator-max-microvolt = <3300000>;
|
|
regulator-name = "avcc_3v3_s0";
|
|
regulator-state-mem {
|
|
regulator-off-in-suspend;
|
|
};
|
|
};
|
|
|
|
vccio_sd_s0: PLDO_REG5 {
|
|
regulator-always-on;
|
|
regulator-boot-on;
|
|
regulator-min-microvolt = <1800000>;
|
|
regulator-max-microvolt = <3300000>;
|
|
regulator-name = "vccio_sd_s0";
|
|
regulator-state-mem {
|
|
regulator-off-in-suspend;
|
|
};
|
|
};
|
|
|
|
pldo6_s3: PLDO_REG6 {
|
|
regulator-always-on;
|
|
regulator-boot-on;
|
|
regulator-min-microvolt = <1800000>;
|
|
regulator-max-microvolt = <1800000>;
|
|
regulator-name = "pldo6_s3";
|
|
regulator-state-mem {
|
|
regulator-on-in-suspend;
|
|
regulator-suspend-microvolt = <1800000>;
|
|
};
|
|
};
|
|
|
|
vdd_0v75_s3: NLDO_REG1 {
|
|
regulator-always-on;
|
|
regulator-boot-on;
|
|
regulator-min-microvolt = <750000>;
|
|
regulator-max-microvolt = <750000>;
|
|
regulator-name = "vdd_0v75_s3";
|
|
regulator-state-mem {
|
|
regulator-on-in-suspend;
|
|
regulator-suspend-microvolt = <750000>;
|
|
};
|
|
};
|
|
|
|
avdd_ddr_pll_s0: NLDO_REG2 {
|
|
regulator-always-on;
|
|
regulator-boot-on;
|
|
regulator-min-microvolt = <850000>;
|
|
regulator-max-microvolt = <850000>;
|
|
regulator-name = "avdd_ddr_pll_s0";
|
|
regulator-state-mem {
|
|
regulator-off-in-suspend;
|
|
regulator-suspend-microvolt = <850000>;
|
|
};
|
|
};
|
|
|
|
avdd_0v75_s0: NLDO_REG3 {
|
|
regulator-always-on;
|
|
regulator-boot-on;
|
|
regulator-min-microvolt = <750000>;
|
|
regulator-max-microvolt = <750000>;
|
|
regulator-name = "avdd_0v75_s0";
|
|
regulator-state-mem {
|
|
regulator-off-in-suspend;
|
|
};
|
|
};
|
|
|
|
avdd_0v85_s0: NLDO_REG4 {
|
|
regulator-always-on;
|
|
regulator-boot-on;
|
|
regulator-min-microvolt = <850000>;
|
|
regulator-max-microvolt = <850000>;
|
|
regulator-name = "avdd_0v85_s0";
|
|
regulator-state-mem {
|
|
regulator-off-in-suspend;
|
|
};
|
|
};
|
|
};
|
|
};
|
|
};
|
|
|
|
&i2c7 {
|
|
pinctrl-names = "default";
|
|
pinctrl-0 = <&i2c7m0_xfer>;
|
|
status = "okay";
|
|
|
|
es8388: es8388@11 {
|
|
status = "okay";
|
|
#sound-dai-cells = <0>;
|
|
compatible = "everest,es8388", "everest,es8323";
|
|
reg = <0x11>;
|
|
clocks = <&mclkout_i2s0>;
|
|
clock-names = "mclk";
|
|
assigned-clocks = <&mclkout_i2s0>;
|
|
assigned-clock-rates = <12288000>;
|
|
pinctrl-names = "default";
|
|
pinctrl-0 = <&i2s0_mclk>;
|
|
};
|
|
};
|
|
|
|
&i2s0_8ch {
|
|
status = "okay";
|
|
rockchip,clk-trcm = <1>;
|
|
pinctrl-0 = <&i2s0_lrck
|
|
&i2s0_sclk
|
|
&i2s0_sdi0
|
|
&i2s0_sdo0>;
|
|
};
|
|
|
|
&saradc {
|
|
status = "okay";
|
|
vref-supply = <&avcc_1v8_s0>;
|
|
};
|
|
|
|
&tsadc {
|
|
status = "okay";
|
|
};
|
|
|
|
&sdhci {
|
|
bus-width = <8>;
|
|
no-sdio;
|
|
no-sd;
|
|
non-removable;
|
|
max-frequency = <200000000>;
|
|
mmc-hs400-1_8v;
|
|
mmc-hs400-enhanced-strobe;
|
|
full-pwr-cycle-in-suspend;
|
|
status = "okay";
|
|
};
|
|
|
|
&sdmmc {
|
|
max-frequency = <200000000>;
|
|
no-sdio;
|
|
no-mmc;
|
|
bus-width = <4>;
|
|
cap-mmc-highspeed;
|
|
cap-sd-highspeed;
|
|
disable-wp;
|
|
sd-uhs-sdr104;
|
|
vmmc-supply = <&vcc_3v3_sd_s3>;
|
|
vqmmc-supply = <&vccio_sd_s0>;
|
|
pinctrl-names = "default";
|
|
pinctrl-0 = <&sdmmc_bus4 &sdmmc_clk &sdmmc_cmd &sdmmc_det>;
|
|
status = "okay";
|
|
};
|
|
|
|
&hdmi0 {
|
|
cec-enable = "true";
|
|
status = "okay";
|
|
};
|
|
|
|
&hdmi0_in_vp0 {
|
|
cec-enable = "true";
|
|
status = "okay";
|
|
};
|
|
|
|
&hdptxphy_hdmi0 {
|
|
status = "okay";
|
|
};
|
|
|
|
&route_hdmi0{
|
|
status = "okay";
|
|
};
|
|
|
|
&iep {
|
|
status = "okay";
|
|
};
|
|
|
|
&iep_mmu {
|
|
status = "okay";
|
|
};
|
|
|
|
&jpegd {
|
|
status = "okay";
|
|
};
|
|
|
|
&jpegd_mmu {
|
|
status = "okay";
|
|
};
|
|
|
|
&jpege_ccu {
|
|
status = "okay";
|
|
};
|
|
|
|
&jpege0 {
|
|
status = "okay";
|
|
};
|
|
|
|
&jpege0_mmu {
|
|
status = "okay";
|
|
};
|
|
|
|
&jpege1 {
|
|
status = "okay";
|
|
};
|
|
|
|
&jpege1_mmu {
|
|
status = "okay";
|
|
};
|
|
|
|
&jpege2 {
|
|
status = "okay";
|
|
};
|
|
|
|
&jpege2_mmu {
|
|
status = "okay";
|
|
};
|
|
|
|
&jpege3 {
|
|
status = "okay";
|
|
};
|
|
|
|
&jpege3_mmu {
|
|
status = "okay";
|
|
};
|
|
|
|
&mpp_srv {
|
|
status = "okay";
|
|
};
|
|
|
|
&rga3_core0 {
|
|
status = "okay";
|
|
};
|
|
|
|
&rga3_0_mmu {
|
|
status = "okay";
|
|
};
|
|
|
|
&rga3_core1 {
|
|
status = "okay";
|
|
};
|
|
|
|
&rga3_1_mmu {
|
|
status = "okay";
|
|
};
|
|
|
|
&rga2 {
|
|
status = "okay";
|
|
};
|
|
|
|
&rkvdec_ccu {
|
|
status = "okay";
|
|
};
|
|
|
|
&rkvdec0 {
|
|
status = "okay";
|
|
};
|
|
|
|
&rkvdec0_mmu {
|
|
status = "okay";
|
|
};
|
|
|
|
&rkvdec1 {
|
|
status = "okay";
|
|
};
|
|
|
|
&rkvdec1_mmu {
|
|
status = "okay";
|
|
};
|
|
|
|
&rkvenc_ccu {
|
|
status = "okay";
|
|
};
|
|
|
|
&rkvenc0 {
|
|
status = "okay";
|
|
};
|
|
|
|
&rkvenc0_mmu {
|
|
status = "okay";
|
|
};
|
|
|
|
&rkvenc1 {
|
|
status = "okay";
|
|
};
|
|
|
|
&rkvenc1_mmu {
|
|
status = "okay";
|
|
};
|
|
|
|
/* DP Controller */
|
|
&dp0 {
|
|
status = "okay";
|
|
};
|
|
|
|
&dp0_in_vp2 {
|
|
status = "okay";
|
|
};
|
|
|
|
&vdpu {
|
|
status = "okay";
|
|
};
|
|
|
|
&vdpu_mmu {
|
|
status = "okay";
|
|
};
|
|
|
|
&vepu {
|
|
status = "okay";
|
|
};
|
|
|
|
&vop {
|
|
status = "okay";
|
|
};
|
|
|
|
&vop_mmu {
|
|
status = "okay";
|
|
};
|
|
|
|
/* vp0 & vp1 splice for 8K output */
|
|
&vp0 {
|
|
rockchip,plane-mask = <(1 << ROCKCHIP_VOP2_CLUSTER0 | 1 << ROCKCHIP_VOP2_ESMART0)>;
|
|
rockchip,primary-plane = <ROCKCHIP_VOP2_ESMART0>;
|
|
cursor-win-id = <ROCKCHIP_VOP2_CLUSTER0>;
|
|
};
|
|
|
|
&vp1 {
|
|
rockchip,plane-mask = <(1 << ROCKCHIP_VOP2_CLUSTER1 | 1 << ROCKCHIP_VOP2_ESMART1)>;
|
|
rockchip,primary-plane = <ROCKCHIP_VOP2_ESMART1>;
|
|
cursor-win-id = <ROCKCHIP_VOP2_CLUSTER1>;
|
|
};
|
|
|
|
&vp2 {
|
|
rockchip,plane-mask = <(1 << ROCKCHIP_VOP2_CLUSTER2 | 1 << ROCKCHIP_VOP2_ESMART2)>;
|
|
rockchip,primary-plane = <ROCKCHIP_VOP2_ESMART2>;
|
|
cursor-win-id = <ROCKCHIP_VOP2_CLUSTER2>;
|
|
};
|
|
|
|
&vp3 {
|
|
rockchip,plane-mask = <(1 << ROCKCHIP_VOP2_CLUSTER3 | 1 << ROCKCHIP_VOP2_ESMART3)>;
|
|
rockchip,primary-plane = <ROCKCHIP_VOP2_ESMART3>;
|
|
cursor-win-id = <ROCKCHIP_VOP2_CLUSTER3>;
|
|
};
|