58 lines
1.5 KiB
Plaintext
Raw Normal View History

2026-01-21 18:59:54 +08:00
# SPDX-License-Identifier: GPL-2.0-only
2026-01-29 22:25:33 +08:00
if ARCH_ASPEED || COMPILE_TEST
menu "ASPEED SoC drivers"
2026-01-21 18:59:54 +08:00
config ASPEED_LPC_CTRL
2026-01-29 22:25:33 +08:00
tristate "ASPEED LPC firmware cycle control"
select REGMAP
select MFD_SYSCON
default ARCH_ASPEED
2026-01-21 18:59:54 +08:00
help
2026-01-29 22:25:33 +08:00
Control LPC firmware cycle mappings through ioctl()s. The driver
also provides a read/write interface to a BMC ram region where the
host LPC read/write region can be buffered.
2026-01-21 18:59:54 +08:00
config ASPEED_LPC_SNOOP
2026-01-29 22:25:33 +08:00
tristate "ASPEED LPC snoop support"
select REGMAP
select MFD_SYSCON
default ARCH_ASPEED
2026-01-21 18:59:54 +08:00
help
Provides a driver to control the LPC snoop interface which
allows the BMC to listen on and save the data written by
the host to an arbitrary LPC I/O port.
2026-01-29 22:25:33 +08:00
config ASPEED_UART_ROUTING
tristate "ASPEED uart routing control"
select REGMAP
select MFD_SYSCON
default ARCH_ASPEED
help
Provides a driver to control the UART routing paths, allowing
users to perform runtime configuration of the RX muxes among
the UART controllers and I/O pins.
2026-01-21 18:59:54 +08:00
config ASPEED_P2A_CTRL
2026-01-29 22:25:33 +08:00
tristate "ASPEED P2A (VGA MMIO to BMC) bridge control"
select REGMAP
select MFD_SYSCON
default ARCH_ASPEED
2026-01-21 18:59:54 +08:00
help
2026-01-29 22:25:33 +08:00
Control ASPEED P2A VGA MMIO to BMC mappings through ioctl()s. The
driver also provides an interface for userspace mappings to a
pre-defined region.
config ASPEED_SOCINFO
bool "ASPEED SoC Information driver"
default ARCH_ASPEED
select SOC_BUS
default ARCH_ASPEED
help
Say yes to support decoding of ASPEED BMC information.
2026-01-21 18:59:54 +08:00
endmenu
2026-01-29 22:25:33 +08:00
endif