2026-01-21 18:59:54 +08:00
|
|
|
/* SPDX-License-Identifier: GPL-2.0 */
|
|
|
|
|
#ifndef __UM_IRQ_H
|
|
|
|
|
#define __UM_IRQ_H
|
|
|
|
|
|
|
|
|
|
#define TIMER_IRQ 0
|
|
|
|
|
#define UMN_IRQ 1
|
2026-01-29 22:25:33 +08:00
|
|
|
#define UBD_IRQ 2
|
|
|
|
|
#define UM_ETH_IRQ 3
|
|
|
|
|
#define ACCEPT_IRQ 4
|
|
|
|
|
#define MCONSOLE_IRQ 5
|
|
|
|
|
#define WINCH_IRQ 6
|
|
|
|
|
#define SIGIO_WRITE_IRQ 7
|
|
|
|
|
#define TELNETD_IRQ 8
|
|
|
|
|
#define XTERM_IRQ 9
|
|
|
|
|
#define RANDOM_IRQ 10
|
2026-01-21 18:59:54 +08:00
|
|
|
|
|
|
|
|
#ifdef CONFIG_UML_NET_VECTOR
|
|
|
|
|
|
2026-01-29 22:25:33 +08:00
|
|
|
#define VECTOR_BASE_IRQ (RANDOM_IRQ + 1)
|
2026-01-21 18:59:54 +08:00
|
|
|
#define VECTOR_IRQ_SPACE 8
|
|
|
|
|
|
2026-01-29 22:25:33 +08:00
|
|
|
#define UM_FIRST_DYN_IRQ (VECTOR_IRQ_SPACE + VECTOR_BASE_IRQ)
|
2026-01-21 18:59:54 +08:00
|
|
|
|
|
|
|
|
#else
|
|
|
|
|
|
2026-01-29 22:25:33 +08:00
|
|
|
#define UM_FIRST_DYN_IRQ (RANDOM_IRQ + 1)
|
2026-01-21 18:59:54 +08:00
|
|
|
|
|
|
|
|
#endif
|
|
|
|
|
|
2026-01-29 22:25:33 +08:00
|
|
|
#define UM_LAST_SIGNAL_IRQ 64
|
|
|
|
|
/* If we have (simulated) PCI MSI, allow 64 more interrupt numbers for it */
|
|
|
|
|
#ifdef CONFIG_PCI_MSI
|
|
|
|
|
#define NR_IRQS (UM_LAST_SIGNAL_IRQ + 64)
|
|
|
|
|
#else
|
|
|
|
|
#define NR_IRQS UM_LAST_SIGNAL_IRQ
|
|
|
|
|
#endif /* CONFIG_PCI_MSI */
|
2026-01-21 18:59:54 +08:00
|
|
|
|
2026-01-29 22:25:33 +08:00
|
|
|
#include <asm-generic/irq.h>
|
2026-01-21 18:59:54 +08:00
|
|
|
#endif
|
