57 lines
1.1 KiB
YAML
Raw Normal View History

2026-01-21 18:59:54 +08:00
# SPDX-License-Identifier: (GPL-2.0 OR BSD-2-Clause)
%YAML 1.2
---
$id: http://devicetree.org/schemas/watchdog/fsl-imx7ulp-wdt.yaml#
$schema: http://devicetree.org/meta-schemas/core.yaml#
title: Freescale i.MX7ULP Watchdog Timer (WDT) Controller
maintainers:
- Anson Huang <Anson.Huang@nxp.com>
allOf:
2026-01-29 22:25:33 +08:00
- $ref: watchdog.yaml#
2026-01-21 18:59:54 +08:00
properties:
compatible:
2026-01-29 22:25:33 +08:00
oneOf:
- const: fsl,imx7ulp-wdt
- items:
- const: fsl,imx8ulp-wdt
- const: fsl,imx7ulp-wdt
- const: fsl,imx93-wdt
2026-01-21 18:59:54 +08:00
reg:
maxItems: 1
interrupts:
maxItems: 1
clocks:
maxItems: 1
required:
- compatible
- interrupts
- reg
- clocks
2026-01-29 22:25:33 +08:00
unevaluatedProperties: false
2026-01-21 18:59:54 +08:00
examples:
- |
#include <dt-bindings/interrupt-controller/arm-gic.h>
#include <dt-bindings/clock/imx7ulp-clock.h>
watchdog@403d0000 {
compatible = "fsl,imx7ulp-wdt";
reg = <0x403d0000 0x10000>;
interrupts = <GIC_SPI 55 IRQ_TYPE_LEVEL_HIGH>;
clocks = <&pcc2 IMX7ULP_CLK_WDG1>;
assigned-clocks = <&pcc2 IMX7ULP_CLK_WDG1>;
2026-01-29 22:25:33 +08:00
assigned-clock-parents = <&scg1 IMX7ULP_CLK_FIRC_BUS_CLK>;
2026-01-21 18:59:54 +08:00
timeout-sec = <40>;
};
...